

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**


Applicant:	Toshiyuki Matsuzaki	Docket:	TIJ-29142
Serial No.	TBD	Examiner:	Not Assigned
Filed:	12/20/2000	Art Unit:	TBD
For:	Source Driver		

**PRELIMINARY AMENDMENT**

Assistant Commissioner For Patents  
Washington, D. C. 20231

**MAILING CERTIFICATE UNDER 37 C.F.R. §1.8(A)**

"EXPRESS MAIL" mailing label number **EL360245091US**. Date of Deposit: **20 December 2000**. I hereby certify that the accompanying Application is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the above-mentioned date and addressed to the Assistant Commissioner of Patents, Washington, DC 20231.

  
Allen B. Kroger

12/24/00  
Date

Sir:

Please amend the above-referenced application as follows:

In the Specification:

Page 3 before line 10, add --SUMMARY OF THE INVENTION--

line 10, delete "The purpose" and substitute therefor --A general object--

line 14, delete "In order to achieve said purpose, this invention's" and substitute therefor --This and other objects and features are attained, in accordance with one aspect of the invention by a--

line 14, delete "has" and substitute therefor --having--

Page 4 line 16, delete "SUMMARY OF THE INVENTION" through page 5 line 23 "and said first terminal in said signal terminals of adjacent sets."

Page 5 line 24, delete "[Effects of the invention] With the" and substitute therefor

--The--

line 24, delete "this" and substitute therefor --one--

line 24, delete ", by providing" and substitute therefor --provides--

In the Claims:

The claims appearing in the specification at page 4, line 17 through page 5, line 23 are inserted at the end of the specification on separate sheets as follows:

[[Claim 1]] Claim 1. (Amended) A module for a display device that has a semiconductor chip that has n (where n is a natural number and  $n \geq 2$ ) signal input terminals as well as n input terminals and n output terminals to be connected respectively to said n signal input terminals, and includes a switching circuit that sequentially connects said first through n-th input terminals to said first through n-th output terminals respectively when a control signal is at the first logical level and sequentially connects said first through n-th input terminals to said n-th through first output terminals respectively when said control signal is at the second logical level, a drive signal generation circuit that generates drive signals that drive a display device based on image signals output from the output terminals of said switching circuit, and m (where m is a natural number and  $m \geq 2$ ) signal output terminals for outputting said drive signals, a first substrate that includes n input terminals and n first lines that connect said input terminals and the signal input terminals of said semiconductor chip respectively, and m output terminals and m second lines that connect said output terminals and the signal output terminals of said semiconductor chip respectively, and on which said semiconductor chip is mounted, and a second substrate that includes n sets of signal terminals that correspond respectively to the n input terminals of said first substrate and n sets of lines that sequentially connect the first through n-th signal terminals of the N-th (where N is a natural number and  $1 \leq N \leq n-1$ ) set to the n-th through first signal terminals of the (N+1)-th set respectively, and by which said n signal terminals are connected to the n input terminals of said first substrate.

[[Claim 2]] Claim 2. (Amended) A module for a display device as described in claim 1 [in which] wherein the logical level of the control signals supplied to semiconductor chip arranged corresponding to odd numbers and the logical level of the control signals supplied

to semiconductor chips arranged corresponding to even numbers are the reverse of each other.

[[Claim 3]] Claim 3. (Amended) A module for a display device as described in claim 2 [in which] wherein the n sets of signal terminals of said second substrate are arranged linearly approximately in a row, and the m output terminals of said first substrate are connected to the signal electrodes of a liquid-crystal display.

[[Claim 4]] Claim 4. (Amended) A module for a display device as described in claim 1[, 2, or 3 in which] wherein said first substrate is a flexible substrate.

[[Claim 5]] Claim 5. (Amended) A module for a display device as described in claim 1[, 2, 3, or 4 in which] wherein the input terminals of said first substrate and the signal terminals of the second substrate include a first terminal and second terminal respectively, the first line of said first substrate includes a first wiring part that connects said first terminal and the signal input terminal of said semiconductor chip and a second wiring part that connects said second terminal and the signal input terminal of said semiconductor chip, and the wiring of said second substrate connects said second terminal and said first terminal in said signal terminals of adjacent sets.

Please add claims 6-10 as follows:

--Claim 6. A module for a display device as described in claim 2 wherein said first substrate is a flexible substrate.

Claim 7. A module for a display device as described in claim 3 wherein said first substrate is a flexible substrate.

Claim 8. A module for a display device as described in claim 2 wherein the input terminals of said first substrate and the signal terminals of the second substrate include a first terminal and second terminal respectively, the first line of said first substrate includes a first wiring part that connects said first terminal and the signal input terminal of said semiconductor chip and a second wiring part that connects said second terminal and the signal input terminal of said semiconductor chip, and the wiring of said second substrate connects said second terminal and said first terminal in said signal terminals of adjacent sets.

Claim 9. A module for a display device as described in claim 3 wherein the input terminals of said first substrate and the signal terminals of the second substrate include a first terminal and second terminal respectively, the first line of said first substrate includes a first wiring part that connects said first terminal and the signal input terminal of said semiconductor chip and a second wiring part that connects said second terminal and the signal input terminal of said semiconductor chip, and the wiring of said second substrate connects said second terminal and said first terminal in said signal terminals of adjacent sets.

Claim 10. A module for a display device as described in claim 4 wherein the input terminals of said first substrate and the signal terminals of the second substrate include a first terminal and second terminal respectively, the first line of said first substrate includes a first wiring part that connects said first terminal and the signal input terminal of said semiconductor chip and a second wiring part that connects said second terminal and the signal input terminal of said semiconductor chip, and the wiring of said second substrate connects said second terminal and said first terminal in said signal terminals of adjacent sets.--

IN THE DRAWINGS

A proposed drawing correction is enclosed herewith.

REMARKS

The application and claims have been amended to place them in the appropriate form and to eliminate multiple claim dependencies. Early action on the merits is earnestly requested.

Respectfully submitted,



William B. Kempler  
Senior Corporate Patent Counsel  
Reg. No.: 28,228

Texas Instruments Incorporated  
P. O. Box 655474, MS 3999  
Dallas, Texas 75265  
(972) 917-5452  
(972) 917-4407 (Fax)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE


Applicant: Toshiyuki Matsuzaki  
Serial No: TBD  
Filed: 12/20/2000  
For: SOURCE DRIVER


Docket No: TIJ-29142  
Examiner: Not Assigned  
Art Unit: TBD

**SUBMISSION OF PROPOSED DRAWING AMENDMENT FOR  
APPROVAL BY EXAMINER (37 C.F.R. § 1.123)**

Assistant Commissioner For Patents  
Washington, DC 20231  
Attention: Official Drafts Person

MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8(a)  
'EXPRESS MAIL' mailing label number EL360245091US. Date  
of Deposit: 20 December 2000. I hereby certify that the  
accompanying Application is being deposited with the U.S. Postal  
Service "Express Mail Post Office to Addressee" service under  
37 CFR 1.10 on the above-mentioned date and addressed to the  
Assistant Commissioner of Patents, Washington, D.C. 20231.

  
Allen B. Kroger

  
Date

Dear Sir:

Attached please find

[ ] a sketch in permanent ink,

[ X ] a copy of the original drawing(s) with red ink markings,

showing the proposed changes to the drawing(s) in the application, for which the approval  
of the Examiner is requested.

Respectfully submitted,



William B. Kempler  
Senior Corporate Patent Counsel  
Reg. No.: 28,228


Texas Instruments Incorporated  
P. O. Box 655474, MS 3999  
Dallas, Texas 75265  
(972) 917-5452  
Fax: (972) 917-4407

整理番号 = 9 9 0 5 1 5

(1)

【書類名】 図面

【図1】




T/G. -

整理番号=990515

(2)

【図2】

FIG 2



【図3】

Sw	<del>INPUT</del>	i1'	i2'	i3'	i4'	i5'	i6'
L	<del>OUTPUT</del>	i1	i2	i3	i4	i5	i6
H		i6	i5	i4	i3	i2	i1

FIG 3

[図4]




FIG 4A

(a)




FIG 4B

~~整理番号=990515~~

(4)

【図5】





FIG. 5

【図6】



【图7】




FIG. 7

~~整理番号=990515~~

(7)

【図8】




FIG. 8


【 9】

FIG. 9